Instructor: Dr. John Moya  
Phone: 747-6972  
E-Mail: jmoya@utep.edu

Course Time: 4:30 – 5:50 pm MW

Course Description: Introduces VLSI design and computer-aided VLSI design software. Projects are required that involve schematic capture, layout editing, simulation, logic verification, and testing.

Prerequisite: C or better grade in EE 3338

Textbooks: 1) CMOS VLSI DESIGN: A Circuit and Systems Perspective 4th ed. by Neil Weste and David Harris  
2) Other documentation from class.

Course Outcomes:
1) Students will understand the properties of and be capable of analyzing circuits containing MOS transistors.
2) Students will be able to use CMOS design approaches to create basic logic gates, implement Boolean logic functions and simple logical circuits.
3) Students will understand the layout rules and the process used to build MOS circuits on an IC.
4) Students will become familiar with and be able to utilize modern VLSI CAD approaches to create and analyze a MOS design.

Course Content: Course is divided into two parts: theoretical and applied portions. The theoretical material will be presented in lectures. This will be separated by projects devoted to practical learning that will allow the student to apply theoretical material.

Absence Policy: Make-up work is in general not possible and effort should be made to attend every lecture or scheduled class. The professor should be informed of any problems with attendance at least a week prior to any absence to allow for rescheduling of work for the entire class. In the event that an emergency or sudden sickness occurs, inform the professor as soon as possible. In such cases an oral quiz/exam may be administered to make-up a quiz/exam. A physician's note or a similar document may be required prior to such a make-up.
Undergraduate Grading: A 4 to 0 grading scale (as shown below) will be used to grade projects and exams.

4: concept is understood,
3: concept is mostly understood,
2: concept is halfway understood,
1: concept is mostly not understood, and
0: concept is not understood.

Some scores between two of the above are sometimes given. In general, an average performance of 3.5 to 4 will earn an A, 3 to 3.5 a B and so on.

It is anticipated that four projects and two exams will be given. The weighting of the six assignments will be as follows:

Exams: 20% of final grade each
Cell Library Project: 20% of final grade
Path Delay Projects: 10% of final grade
Automated Design Project: 10% of final grade
Final Design Project: 20% of final grade

After scaling the total score to a 4 point scale, a total performance of 3.5 to 4 will earn an A, 3 to 3.5 a B and so on. Thresholds between grades may vary somewhat (e.g. the threshold for a C might be lowered to 2.4). Class participation may be taken into account and could have a positive effect on your final grade. In no case will a student with less than 2.0 overall average receive better than a D. Any questions concerning an exam/project score must be brought up prior to the class meeting after the exam/project has been scored/returned. Any paper versions (exams/projects/etc.) not picked up within a week of the end of the semester will be destroyed. Any questions concerning final grades should be brought up within one week of grades being posted to Goldmine.

Graduate Grading: Grading will follow the general outline set for undergrads above. However, graduate students can expect some differences in assignments and exams. These differences can include different problems and projects. In general, graduate students should also expect strict grade boundaries with no threshold shifts and no curves.

Academic Dishonesty: “Any student who commits an act of scholastic dishonesty is subject to discipline. Scholastic dishonesty includes, but is not limited to, cheating, plagiarism, collusion, the submission for credit of any work or materials that are attributable in whole or in part to another person, taking an examination for another person, any act designed to give unfair advantage to a student or the attempt to commit such acts. Proven violations of the detailed regulations, as printed in the Handbook of Operating Procedures, and available